index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
/
x86
Age
Commit message (
Expand
)
Author
2013-01-15
x86: implements emms instruction
Nilay Vaish
2013-01-15
x86: implement fabs, fchs instructions
Nilay Vaish
2013-01-12
x86: Changes to decoder, corrects 9376
Nilay Vaish
2013-01-08
util: add m5_fail op.
LluĂs Vilanova
2013-01-07
arch: Move the ISA object to a separate section
Andreas Sandberg
2013-01-07
arch: Add support for invalidating TLBs when draining
Andreas Sandberg
2013-01-07
arch: Make the ISA class inherit from SimObject
Andreas Sandberg
2013-01-07
o3: Fix issue with LLSC ordering and speculation
Ali Saidi
2013-01-04
Decoder: Remove the thread context get/set from the decoder.
Gabe Black
2013-01-04
X86: Move address based decode caching in front of the predecoder.
Gabe Black
2012-12-30
x86: implement x87 fp instruction fnstsw
Nilay Vaish
2012-12-30
x86: implement x87 fp instruction fsincos
Nilay Vaish
2012-11-02
sim: Include object header files in SWIG interfaces
Andreas Sandberg
2012-11-02
ISA: generic Linux thread info support
Dam Sunwoo
2012-10-15
Port: Add protocol-agnostic ports in the port hierarchy
Andreas Hansson
2012-10-15
Checkpoint: Make system serialize call children
Andreas Hansson
2012-09-19
AddrRange: Transition from Range<T> to AddrRange
Andreas Hansson
2012-09-11
X86: make use of register predication
Nilay Vaish
2012-09-11
x86: Add a separate register for D flag bit
Nilay Vaish
2012-08-28
Clock: Add a Cycles wrapper class and use where applicable
Andreas Hansson
2012-08-28
Clock: Rework clocks to avoid tick-to-cycle transformations
Andreas Hansson
2012-08-22
Packet: Remove NACKs from packet and its use in endpoints
Andreas Hansson
2012-08-21
Device: Remove overloaded pio_latency parameter
Andreas Hansson
2012-08-21
Clock: Move the clock and related functions to ClockedObject
Andreas Hansson
2012-08-15
sysemul: bump all linux versions of for syscal emulation to 3.0.
Ali Saidi
2012-08-06
syscall emulation: Enabled getrlimit and getrusage for x86.
Marc Orr
2012-08-06
syscall emulation: Clean up ioctl handling, and implement for x86.
Marc Orr
2012-07-22
X86 CPUID: Return false if unknown processor family
Nilay Vaish
2012-07-11
x86: added page size in bytes tlb entry function
Brad Beckmann
2012-07-10
syscall emulation: Add the futex system call.
Marc Orr
2012-07-10
x86: logSize and lruSeq are now optional ckpt params
Brad Beckmann
2012-07-09
Port: Make getAddrRanges const
Andreas Hansson
2012-06-07
X86 TLB: Add a missing = sign
Nilay Vaish
2012-06-07
X86 TLB: Fix for gcc 4.4.3
Jayneel Gandhi
2012-06-05
ISA: Back-out NoopMachInst as a StaticInstPtr change.
Ali Saidi
2012-06-05
O3: Clean up the O3 structures and try to pack them a bit better.
Ali Saidi
2012-06-05
sim: Remove FastAlloc
Ali Saidi
2012-06-04
ISA: Turn the ExtMachInst NoopMachinst into the StaticInstPtr NoopStaticInst.
Gabe Black
2012-06-04
X86: Ensure that the CPUID instruction always writes its outputs.
Gabe Black
2012-06-04
X86: Ensure that the decoder's internal ExtMachInst is completely initialized.
Gabe Black
2012-05-28
X86: Use the HandyM5Reg to avoid a register read and some logic in the TLB.
Gabe Black
2012-05-27
X86: Move the GDT down to where it can be accessed in 32 bit mode.
Gabe Black
2012-05-27
X86: Truncate addresses to 32 bits except in 64 bit mode, not long mode.
Gabe Black
2012-05-26
ISA,CPU: Generalize and split out the components of the decode cache.
Gabe Black
2012-05-26
CPU: Merge the predecoder and decoder.
Gabe Black
2012-05-25
ISA: Make the decode function part of the ISA's decoder.
Gabe Black
2012-05-25
Decode: Make the Decoder class defined per ISA.
Gabe Black
2012-05-22
X86: Split Condition Code register
Nilay Vaish
2012-05-19
x86 ISA: Implement the sse3 haddps instruction.
Marc Orr
2012-05-01
MEM: Separate requests and responses for timing accesses
Andreas Hansson
[prev]
[next]