index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
cpu
/
o3
/
alpha
/
dyn_inst.hh
Age
Commit message (
Expand
)
Author
2008-10-09
O3: Generaize the O3 dynamic instruction class so it isn't split out by ISA.
Gabe Black
2008-10-09
O3: Generalize the O3 CPU object so it isn't split out by ISA.
Gabe Black
2008-09-10
style: Remove non-leading tabs everywhere they shouldn't be. Developers shoul...
Ali Saidi
2007-04-15
Add extra constructors to Alpha and MIPS
Gabe Black
2007-03-07
I missed a couple of WithEffects, this should do it
Ali Saidi
2007-03-07
*MiscReg->*MiscRegNoEffect, *MiscRegWithEffect->*MiscReg
Ali Saidi
2006-12-20
Fixes to get ALPHA_FS and ALPHA_SE to compile again.
Gabe Black
2006-12-17
Convert Alpha (and finish converting MIPS) to new
Steve Reinhardt
2006-12-12
Merge zizzer:/bk/newmem/
Gabe Black
2006-12-12
Rename the StaticInst-based (read|set)(Int|Float)Reg methods to (read|set)(In...
Steve Reinhardt
2006-12-06
Moved the RegIdx arrays to the base dyninst.
Gabe Black
2006-11-03
Got rid of "inPalMode". Some places are still effectively checking if they ar...
Gabe Black
2006-11-01
Adjustments for the AlphaTLB changing to AlphaISA::TLB and changing register ...
Gabe Black
2006-10-31
Missed a few instances of this function.
Gabe Black
2006-10-20
Use PacketPtr everywhere
Nathan Binkert
2006-06-30
Make O3CPU model independent of the ISA
Korey Sewell