index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
cpu
/
o3
/
alpha
/
thread_context.hh
Age
Commit message (
Expand
)
Author
2008-10-09
O3: Generalize the O3 CPU object so it isn't split out by ISA.
Gabe Black
2006-12-28
Implement a stub nnpc for alpha that is read only as npc+4.
Gabe Black
2006-12-06
Got rid of some typedefs, moved the tlbs to the base o3 cpu, and called the a...
Gabe Black
2006-11-03
Got rid of "inPalMode". Some places are still effectively checking if they ar...
Gabe Black
2006-11-01
Adjustments for the AlphaTLB changing to AlphaISA::TLB and changing register ...
Gabe Black
2006-08-11
Pushed most of constants.hh back into isa_traits.hh and regfile.hh and create...
Gabe Black
2006-07-23
This changeset gets the MIPS ISA pretty much working in the O3CPU. It builds,...
Korey Sewell
2006-07-07
Fix so that O3CPU doesnt segfault on exit.
Korey Sewell
2006-07-03
Fix for FS O3CPU compile ... missing forward class declaration/header file af...
Korey Sewell
2006-06-30
now O3CPU is totally independent of the ISA... all alpha specific stuff is t...
Korey Sewell
2006-06-30
Make O3CPU model independent of the ISA
Korey Sewell