index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
cpu
/
o3
/
mips
/
cpu_impl.hh
Age
Commit message (
Expand
)
Author
2008-10-09
O3: Generalize the O3 CPU object so it isn't split out by ISA.
Gabe Black
2008-08-11
params: Convert the CPU objects to use the auto generated param structs.
Nathan Binkert
2007-07-26
X86: Fix argument register indexing.
Gabe Black
2007-04-04
Updates for other ISA cpu_builders.
Kevin Lim
2007-03-07
*MiscReg->*MiscRegNoEffect, *MiscRegWithEffect->*MiscReg
Ali Saidi
2006-12-06
Use the setSyscallReturn defined in arch rather than duplicating it here.
Gabe Black
2006-11-01
Merge zizzer.eecs.umich.edu:/bk/newmem/
Gabe Black
2006-11-01
Adjustments for the AlphaTLB changing to AlphaISA::TLB and changing register ...
Gabe Black
2006-10-31
Remove mem parameter. Now the translating port asks the CPU's dcache's peer ...
Kevin Lim
2006-08-15
Cleaned up include files and got rid of many using directives in header files.
Gabe Black
2006-07-26
MIPS ISA runs 'hello world' in O3CPU ...
Korey Sewell
2006-07-23
This changeset gets the MIPS ISA pretty much working in the O3CPU. It builds,...
Korey Sewell
