summaryrefslogtreecommitdiff
path: root/src/mem/ruby/system/Sequencer.cc
AgeCommit message (Expand)Author
2019-05-12finally runs dhrystoneIru Cai
2019-05-12only spec load when hitIru Cai
2019-03-20invisispec-1.0 sourceIru Cai
2018-11-07mem-ruby: Use Packet writing functions instead of memcpyDaniel R. Carvalho
2018-06-11misc: Using smart pointers for memory RequestsGiacomo Travaglini
2017-12-04misc: Rename misc.(hh|cc) to logging.(hh|cc)Gabe Black
2017-07-12ruby: Refactor some Event subclasses to lambdasSean Wilson
2017-05-31ruby: Don't set the block data when a store conditional failsNikos Nikoleris
2016-11-09style: [patch 1/22] use /r/3648/ to reorganize includesBrandon Potter
2016-10-06ruby: rename ALPHA_Network_test protocol to Garnet_standalone.Tushar Krishna
2016-06-06stats: Fixing regStats function for some SimObjectsDavid Guillen Fandos
2016-06-03ruby: Implement SwapReq supportMarco Elver
2016-04-15ruby: Fix block_on behaviorJoel Hestness
2016-04-07Revert to 74c1e6513bd0 (sim: Thermal support for Linux)Andreas Sandberg
2014-11-18power: Add power states to ClockedObjectAkash Bagdia
2016-02-06style: fix missing spaces in control statementsSteve Reinhardt
2016-01-19gpu-compute: AMD's baseline GPU modelTony Gutierrez
2015-07-20ruby: more flexible ruby tester supportBrad Beckmann
2015-10-12misc: Remove redundant compiler-specific definesAndreas Hansson
2015-09-18ruby: print addresses in hexNilay Vaish
2015-09-16ruby: message buffer, timer table: significant changesNilay Vaish
2015-09-16ruby: remove unused function removeRequest()Nilay Vaish
2015-09-16ruby: sequencer: remove commented out function printProgress()Nilay Vaish
2015-09-16ruby: rename System.{hh,cc} to RubySystem.{hh,cc}David Hashe
2015-09-05ruby: call setMRU from L1 controllers, not from sequencerNilay Vaish
2015-08-27ruby: handle llsc accesses through CacheEntry, not CacheMemoryNilay Vaish
2015-08-19ruby: reverts to changeset: bf82f1f7b040Nilay Vaish
2015-08-14ruby: call setMRU from L1 controllers, not from sequencerNilay Vaish
2015-08-14ruby: handle llsc accesses through CacheEntry, not CacheMemoryNilay Vaish
2015-08-14ruby: replace Address by AddrNilay Vaish
2015-08-14ruby: Remove the RubyCache/CacheMemory latencyJoel Hestness
2015-08-07base: Declare a type for context IDsAndreas Sandberg
2015-07-20ruby: add useful dprints to sequencerBrad Beckmann
2015-07-10ruby: replace global g_abs_controls with per-RubySystem varBrandon Potter
2015-07-10ruby: replace global g_system_ptr with per-object pointersBrandon Potter
2015-07-10ruby: remove extra whitespace and correct misspelled wordsBrandon Potter
2015-07-07sim: Refactor and simplify the drain APIAndreas Sandberg
2015-07-07sim: Make the drain state a global typed enumAndreas Sandberg
2015-05-19ruby: Fix RubySystem warm-up and cool-down scopeJoel Hestness
2015-03-23mem: rename Locked/LOCKED to LockedRMW/LOCKED_RMWSteve Reinhardt
2015-01-22mem: Always use SenderState for response routing in RubyPortAndreas Hansson
2014-12-02mem: Add const getters for write packet dataAndreas Hansson
2014-12-02mem: Remove null-check bypassing in Packet::getPtrAndreas Hansson
2014-10-16mem: Use shared_ptr for Ruby Message classesAndreas Hansson
2014-10-16arch,x86,mem: Dynamically determine the ISA for Ruby store checkAndreas Hansson
2014-02-23ruby: Simplify RubyPort flow control and routingAndreas Hansson
2014-01-10ruby: move all statistics to stats.txt, eliminate ruby.statsNilay Vaish
2013-06-25ruby: profiler: lots of inter-related changesNilay Vaish
2013-04-09Ruby: Delete packet requests during warmupJoel Hestness
2013-03-22ruby: keep histogram of outstanding requests in seqNilay Vaish