summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)Author
2019-11-22arch-riscv: Fix bug in serialize and unserialize of InterrutpsIanJiangICT
2019-11-21scons: Use the new error() and warning() methods.Gabe Black
2019-11-21scons: Use HAVE_PROTOC when building protobuf files.Gabe Black
2019-11-21tests,base: Added GTests for exec_ecoff.h and exec_aout.hBobby R. Bruce
2019-11-21test,base: Added GTest for base/loader/image_file_data.ccBobby R. Bruce
2019-11-21base: Remove tests making use of Big/LittleEndianOrder NamespaceGiacomo Travaglini
2019-11-20base,tests: Expanded GTests for addr_range.hhBrandon Potter
2019-11-20tests, base: Added GTests for base/intmath.ccBobby R. Bruce
2019-11-20tests, base: Removed dead code from base/intmathMahyar Samani
2019-11-18arch: Get rid of the (Big|Little)EndianGuest namespaces.Gabe Black
2019-11-18arch: Make and use endian specific versions of the mem helpers.Gabe Black
2019-11-18arch-arm: R/W interface to AArch32 HCR2 misc regAdrian Herrera
2019-11-18mem-cache: Initialize all members of `QueuedPrefetcher::DeferredPacket`.Isaac Sánchez Barrera
2019-11-18mem-cache: Fix destructor of `BasePrefetcher::PrefetchInfo`.Isaac Sánchez Barrera
2019-11-18arch-arm: Fix short descriptors cacheability during table walksGiacomo Travaglini
2019-11-18arch-arm: Fix long descriptors cacheability during table walksGiacomo Travaglini
2019-11-16tests: Added GTests for byteswap.hhBobby R. Bruce
2019-11-14tests, base: Removed ambiguity from base/intmath.hhMahyar Samani
2019-11-14arch-arm: Refactor code to check if gic is GicV2Chun-Chen TK Hsu
2019-11-14config: Add fastmodel cluster in fs_bigLITTLE.pyChun-Chen TK Hsu
2019-11-14fastmodel: Add VExpressFastmodel platformChun-Chen TK Hsu
2019-11-13arm: Replace most htog and gtoh with htole and letoh.Gabe Black
2019-11-13arch-arm: fix routeToHyp for AArch64 in faultsAdrian Herrera
2019-11-13tests: Added GTests for base/chunk_generator.hhBobby R. Bruce
2019-11-13fastmodel: Implement reading vector registers with readVecReg.Gabe Black
2019-11-13tests: Added GTests for base/types.ccBobby R. Bruce
2019-11-12tests,base: Added GTests for base/condcodes.hhBobby R. Bruce
2019-11-11arch-arm: Fix TarmacParser handling of 64bit LD/STGiacomo Travaglini
2019-11-11arch-arm: Provide SVE support to the TarmacTracerGiacomo Travaglini
2019-11-11arch-arm: Provide SVE support to the TarmacParserGiacomo Gabrielli
2019-11-07arm: Set the number of FloatRegs to zero.Gabe Black
2019-11-07tests,base: Added GTests for base/match.ccBobby R. Bruce
2019-11-07cpu: Fix a bug in getCurrentInstCount in the checker CPU.Gabe Black
2019-11-07power: Replace gtoh and htog with betoh and htobe.Gabe Black
2019-11-07x86: Replace htog and gtoh with htole and letoh.Gabe Black
2019-11-07mips: Replace gtoh and htog with letoh and htole.Gabe Black
2019-11-07sparc: Replace htog and gtoh with htobe and betoh.Gabe Black
2019-11-07systemc: Remove boost dependency caused by tlmHoa Nguyen
2019-11-07fastmodel: Plumb the ITB and DTB through the IRIS thread context.Gabe Black
2019-11-06fastmodel: Implement inst count events in the IRIS thread contexts.Gabe Black
2019-11-06arch-arm: Simplify AMO code generation templatesNikos Nikoleris
2019-11-06cpu: Use std::array for registers in SimpleThread.Gabe Black
2019-11-05arch-arm: Annotate original address in CMOsGiacomo Travaglini
2019-11-05mem-ruby: Reset Ruby Sequencer Outstanding Requests statsPolydoros Petrakis
2019-11-05dev-arm: optional instantiation of GICv3 ITSAdrian Herrera
2019-11-04mem-cache: Modify compressor to appease newer compilersDaniel R. Carvalho
2019-11-04mem-cache: Implement a perfect compressorDaniel R. Carvalho
2019-11-04mem-cache: Make BDI a multi compressorDaniel R. Carvalho
2019-11-04mem-cache: Implement a multi compressorDaniel R. Carvalho
2019-11-04mem-cache: Implement BDI sub-compressorsDaniel R. Carvalho