summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)Author
2019-10-23cpu: Apply the ARM TLB rework to the O3 checker CPU.Gabe Black
2019-10-23arch: Drop sysctl support if built against glibcTommaso Marinelli
2019-10-22configs: Clean setupBootLoader signatureGiacomo Travaglini
2019-10-22dev-arm, configs: Using _on_chip_memory for on chip memoryGiacomo Travaglini
2019-10-21cpu: Apply the ARM TLB rework to the checker CPU.Gabe Black
2019-10-19cpu,arm: Push the stage 2 MMUs out of the CPU into the TLBs.Gabe Black
2019-10-19arch: Remove the "interrupts.hh" switching header file.Gabe Black
2019-10-19arch: Make a base class for Interrupts.Gabe Black
2019-10-18dev-arm: Check for gem5 extensions in GicV2Tiago Muck
2019-10-18tests: Added GTests for base/bitfield.hhBobby R. Bruce
2019-10-18arch: Get rid of the unused GenericTLB.Gabe Black
2019-10-18cpu: Turn the stage 2 ARM MMUs from params to children.Gabe Black
2019-10-18x86: Turn the local APIC Interrupts class into a SimObject.Gabe Black
2019-10-18tests: Added GTests for base/atomicio.ccBobby R. Bruce
2019-10-18base: Add classes that encapsulate a channel addressAndreas Sandberg
2019-10-18mem: Delete the MessageReq and MessageResp memory commands.Gabe Black
2019-10-17arm: Don't force the ArmISA::TLB in vtophys.cc.Gabe Black
2019-10-17cpu: Clean up some style issues in pc_event.(hh|cc).Gabe Black
2019-10-17cpu: Get rid of load count based events.Gabe Black
2019-10-16base: Add addIntlvBits to AddrRangeAndreas Sandberg
2019-10-16base: Using scoped string in DPRINTFNRGiacomo Travaglini
2019-10-16base: Fix gem5.fast compilationGiacomo Travaglini
2019-10-16arch,base,sim: Move Process loader hooks into the Process class.Gabe Black
2019-10-15x86: Use a std::function to handle MSI completion.Gabe Black
2019-10-15arch,base: Restructure the object file loaders.Gabe Black
2019-10-15cpu: Delete the unused sched_break_pc(_sys) functions.Gabe Black
2019-10-15arch-x86: Make LFENCE a serializing instructionIsaac Richter
2019-10-15dev-arm: Carve out a portion of VExpress_GEM5 for the bootloaderGiacomo Travaglini
2019-10-15sim,cpu: Get rid of the unused instEventQueue.Gabe Black
2019-10-15x86: De-x86ify the IntMasterPort.Gabe Black
2019-10-14Tests: Added GTests for base/callback.ccBobby R. Bruce
2019-10-14x86: Simplify and consolidate the code that assembles an MSI on x86.Gabe Black
2019-10-14fastmodel: Expose all CPU communication ports from the GIC.Gabe Black
2019-10-13mem-cache: set the second chance to false when inserting a blockMingyuan
2019-10-12mem-cache: Fixed a bug in MRU replacement policyMingyuan
2019-10-12x86: Stop using and delete the x86 IntDevice class.Gabe Black
2019-10-12arch,base: Separate the idea of a memory image and object file.Gabe Black
2019-10-11mem-ruby: Allow Ruby to use all replacement policies in ClassicJingQuJQ
2019-10-10arch,base: Stop loading the interpreter in ElfObject.Gabe Black
2019-10-10arch-arm: Move generateDtb to ArmSystemGiacomo Travaglini
2019-10-10dev-arm, configs: Remove RealViewPBX platformGiacomo Travaglini
2019-10-10arch, base: Stop assuming object files have three segments.Gabe Black
2019-10-09fastmodel: Export GICV3Comms directly.Gabe Black
2019-10-09tests: Migrated refcnt.cc test from src/unitttest to a gtestBobby R. Bruce
2019-10-09arch-mips,arch-riscv,base: Get rid of the unused HexFile class.Gabe Black
2019-10-09base: Rename Section to Segment, and some of its members.Gabe Black
2019-10-08base: Get rid of the unused global pointer in object files.Gabe Black
2019-10-08base: Ensure %p format arguments are printed as pointers.Gabe Black
2019-10-07fastmodel: Make CortexA76x1's interrupts use gem5's mechanisms.Gabe Black
2019-10-07kvm, arm: fix the size of MISCREG_FPSR and MISCREG_FPCRCiro Santilli
generated by cgit v1.2.3 (git 2.25.1) at 2024-10-30 23:29:00 +0000