summaryrefslogtreecommitdiff
path: root/tests/long/se/40.perlbmk/ref/arm/linux/simple-atomic/stats.txt
blob: b1e10c0759d86819d31b95e9f4b32c961af53c10 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.395727                      
sim_ticks                                395726778500                      
final_tick                               395726778500                      
sim_freq                                 1000000000000                      
host_inst_rate                                 761557                      
host_op_rate                                   937577                      
host_tick_rate                              470407263                      
host_mem_usage                                 279508                      
host_seconds                                   841.24                      
sim_insts                                   640654411                      
sim_ops                                     788730070                      
system.voltage_domain.voltage                       1                      
system.clk_domain.clock                          1000                      
system.physmem.pwrStateResidencyTicks::UNDEFINED 395726778500                      
system.physmem.bytes_read::cpu.inst        2573511596                      
system.physmem.bytes_read::cpu.data        1144718516                      
system.physmem.bytes_read::total           3718230112                      
system.physmem.bytes_inst_read::cpu.inst   2573511596                      
system.physmem.bytes_inst_read::total      2573511596                      
system.physmem.bytes_written::cpu.data      523317413                      
system.physmem.bytes_written::total         523317413                      
system.physmem.num_reads::cpu.inst          643377899                      
system.physmem.num_reads::cpu.data          250335238                      
system.physmem.num_reads::total             893713137                      
system.physmem.num_writes::cpu.data         128957216                      
system.physmem.num_writes::total            128957216                      
system.physmem.bw_read::cpu.inst           6503253598                      
system.physmem.bw_read::cpu.data           2892699151                      
system.physmem.bw_read::total              9395952748                      
system.physmem.bw_inst_read::cpu.inst      6503253598                      
system.physmem.bw_inst_read::total         6503253598                      
system.physmem.bw_write::cpu.data          1322421027                      
system.physmem.bw_write::total             1322421027                      
system.physmem.bw_total::cpu.inst          6503253598                      
system.physmem.bw_total::cpu.data          4215120178                      
system.physmem.bw_total::total            10718373776                      
system.pwrStateResidencyTicks::UNDEFINED 395726778500                      
system.cpu_clk_domain.clock                       500                      
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 395726778500                      
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                      
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                      
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                      
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                      
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                      
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                      
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                      
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                      
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                      
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                      
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                      
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                      
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                      
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                      
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                      
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                      
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                      
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                      
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                      
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                      
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                      
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                      
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                      
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                      
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                      
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                      
system.cpu.dstage2_mmu.stage2_tlb.hits              0                      
system.cpu.dstage2_mmu.stage2_tlb.misses            0                      
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                      
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 395726778500                      
system.cpu.dtb.walker.walks                         0                      
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                      
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                      
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                      
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                      
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                      
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                      
system.cpu.dtb.walker.walkRequestOrigin::total            0                      
system.cpu.dtb.inst_hits                            0                      
system.cpu.dtb.inst_misses                          0                      
system.cpu.dtb.read_hits                            0                      
system.cpu.dtb.read_misses                          0                      
system.cpu.dtb.write_hits                           0                      
system.cpu.dtb.write_misses                         0                      
system.cpu.dtb.flush_tlb                            0                      
system.cpu.dtb.flush_tlb_mva                        0                      
system.cpu.dtb.flush_tlb_mva_asid                   0                      
system.cpu.dtb.flush_tlb_asid                       0                      
system.cpu.dtb.flush_entries                        0                      
system.cpu.dtb.align_faults                         0                      
system.cpu.dtb.prefetch_faults                      0                      
system.cpu.dtb.domain_faults                        0                      
system.cpu.dtb.perms_faults                         0                      
system.cpu.dtb.read_accesses                        0                      
system.cpu.dtb.write_accesses                       0                      
system.cpu.dtb.inst_accesses                        0                      
system.cpu.dtb.hits                                 0                      
system.cpu.dtb.misses                               0                      
system.cpu.dtb.accesses                             0                      
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 395726778500                      
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                      
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                      
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                      
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                      
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                      
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                      
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                      
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                      
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                      
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                      
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                      
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                      
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                      
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                      
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                      
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                      
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                      
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                      
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                      
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                      
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                      
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                      
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                      
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                      
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                      
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                      
system.cpu.istage2_mmu.stage2_tlb.hits              0                      
system.cpu.istage2_mmu.stage2_tlb.misses            0                      
system.cpu.istage2_mmu.stage2_tlb.accesses            0                      
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 395726778500                      
system.cpu.itb.walker.walks                         0                      
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                      
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                      
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                      
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                      
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                      
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                      
system.cpu.itb.walker.walkRequestOrigin::total            0                      
system.cpu.itb.inst_hits                            0                      
system.cpu.itb.inst_misses                          0                      
system.cpu.itb.read_hits                            0                      
system.cpu.itb.read_misses                          0                      
system.cpu.itb.write_hits                           0                      
system.cpu.itb.write_misses                         0                      
system.cpu.itb.flush_tlb                            0                      
system.cpu.itb.flush_tlb_mva                        0                      
system.cpu.itb.flush_tlb_mva_asid                   0                      
system.cpu.itb.flush_tlb_asid                       0                      
system.cpu.itb.flush_entries                        0                      
system.cpu.itb.align_faults                         0                      
system.cpu.itb.prefetch_faults                      0                      
system.cpu.itb.domain_faults                        0                      
system.cpu.itb.perms_faults                         0                      
system.cpu.itb.read_accesses                        0                      
system.cpu.itb.write_accesses                       0                      
system.cpu.itb.inst_accesses                        0                      
system.cpu.itb.hits                                 0                      
system.cpu.itb.misses                               0                      
system.cpu.itb.accesses                             0                      
system.cpu.workload.numSyscalls                   673                      
system.cpu.pwrStateResidencyTicks::ON    395726778500                      
system.cpu.numCycles                        791453558                      
system.cpu.numWorkItemsStarted                      0                      
system.cpu.numWorkItemsCompleted                    0                      
system.cpu.committedInsts                   640654411                      
system.cpu.committedOps                     788730070                      
system.cpu.num_int_alu_accesses             682251400                      
system.cpu.num_fp_alu_accesses               24239771                      
system.cpu.num_func_calls                    37261296                      
system.cpu.num_conditional_control_insts     91575866                      
system.cpu.num_int_insts                    682251400                      
system.cpu.num_fp_insts                      24239771                      
system.cpu.num_int_register_reads          1268495038                      
system.cpu.num_int_register_writes          468423268                      
system.cpu.num_fp_register_reads             28064643                      
system.cpu.num_fp_register_writes            21684311                      
system.cpu.num_cc_register_reads           2369173294                      
system.cpu.num_cc_register_writes           351919006                      
system.cpu.num_mem_refs                     381221435                      
system.cpu.num_load_insts                   252240938                      
system.cpu.num_store_insts                  128980497                      
system.cpu.num_idle_cycles                          0                      
system.cpu.num_busy_cycles                  791453558                      
system.cpu.not_idle_fraction                        1                      
system.cpu.idle_fraction                            0                      
system.cpu.Branches                         137364860                      
system.cpu.op_class::No_OpClass                     0      0.00%      0.00%
system.cpu.op_class::IntAlu                 385757467     48.91%     48.91%
system.cpu.op_class::IntMult                  5173441      0.66%     49.56%
system.cpu.op_class::IntDiv                         0      0.00%     49.56%
system.cpu.op_class::FloatAdd                       0      0.00%     49.56%
system.cpu.op_class::FloatCmp                       0      0.00%     49.56%
system.cpu.op_class::FloatCvt                       0      0.00%     49.56%
system.cpu.op_class::FloatMult                      0      0.00%     49.56%
system.cpu.op_class::FloatMultAcc                   0      0.00%     49.56%
system.cpu.op_class::FloatDiv                       0      0.00%     49.56%
system.cpu.op_class::FloatMisc                      0      0.00%     49.56%
system.cpu.op_class::FloatSqrt                      0      0.00%     49.56%
system.cpu.op_class::SimdAdd                        0      0.00%     49.56%
system.cpu.op_class::SimdAddAcc                     0      0.00%     49.56%
system.cpu.op_class::SimdAlu                        0      0.00%     49.56%
system.cpu.op_class::SimdCmp                        0      0.00%     49.56%
system.cpu.op_class::SimdCvt                        0      0.00%     49.56%
system.cpu.op_class::SimdMisc                       0      0.00%     49.56%
system.cpu.op_class::SimdMult                       0      0.00%     49.56%
system.cpu.op_class::SimdMultAcc                    0      0.00%     49.56%
system.cpu.op_class::SimdShift                      0      0.00%     49.56%
system.cpu.op_class::SimdShiftAcc                   0      0.00%     49.56%
system.cpu.op_class::SimdSqrt                       0      0.00%     49.56%
system.cpu.op_class::SimdFloatAdd              637528      0.08%     49.65%
system.cpu.op_class::SimdFloatAlu                   0      0.00%     49.65%
system.cpu.op_class::SimdFloatCmp             3187668      0.40%     50.05%
system.cpu.op_class::SimdFloatCvt             2550131      0.32%     50.37%
system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.37%
system.cpu.op_class::SimdFloatMisc           10203074      1.29%     51.67%
system.cpu.op_class::SimdFloatMult                  0      0.00%     51.67%
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     51.67%
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     51.67%
system.cpu.op_class::MemRead                245222568     31.09%     82.76%
system.cpu.op_class::MemWrite               125149823     15.87%     98.62%
system.cpu.op_class::FloatMemRead             7018370      0.89%     99.51%
system.cpu.op_class::FloatMemWrite            3830674      0.49%    100.00%
system.cpu.op_class::IprAccess                      0      0.00%    100.00%
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00%
system.cpu.op_class::total                  788730744                      
system.membus.snoop_filter.tot_requests             0                      
system.membus.snoop_filter.hit_single_requests            0                      
system.membus.snoop_filter.hit_multi_requests            0                      
system.membus.snoop_filter.tot_snoops               0                      
system.membus.snoop_filter.hit_single_snoops            0                      
system.membus.snoop_filter.hit_multi_snoops            0                      
system.membus.pwrStateResidencyTicks::UNDEFINED 395726778500                      
system.membus.trans_dist::ReadReq           893703778                      
system.membus.trans_dist::ReadResp          893709517                      
system.membus.trans_dist::WriteReq          128951477                      
system.membus.trans_dist::WriteResp         128951477                      
system.membus.trans_dist::SoftPFReq              3620                      
system.membus.trans_dist::SoftPFResp             3620                      
system.membus.trans_dist::LoadLockedReq          5739                      
system.membus.trans_dist::StoreCondReq           5739                      
system.membus.trans_dist::StoreCondResp          5739                      
system.membus.pkt_count_system.cpu.icache_port::system.physmem.port   1286755798                      
system.membus.pkt_count_system.cpu.dcache_port::system.physmem.port    758584908                      
system.membus.pkt_count::total             2045340706                      
system.membus.pkt_size_system.cpu.icache_port::system.physmem.port   2573511596                      
system.membus.pkt_size_system.cpu.dcache_port::system.physmem.port   1668035929                      
system.membus.pkt_size::total              4241547525                      
system.membus.snoops                                0                      
system.membus.snoopTraffic                          0                      
system.membus.snoop_fanout::samples        1022670353                      
system.membus.snoop_fanout::mean                    0                      
system.membus.snoop_fanout::stdev                   0                      
system.membus.snoop_fanout::underflows              0      0.00%      0.00%
system.membus.snoop_fanout::0              1022670353    100.00%    100.00%
system.membus.snoop_fanout::1                       0      0.00%    100.00%
system.membus.snoop_fanout::overflows               0      0.00%    100.00%
system.membus.snoop_fanout::min_value               0                      
system.membus.snoop_fanout::max_value               0                      
system.membus.snoop_fanout::total          1022670353                      

---------- End Simulation Statistics   ----------