summaryrefslogtreecommitdiff
path: root/util/cpt_upgraders/x86-add-tlb.py
blob: bd07a100d2e6ea652290add8e0b1756f4447f40f (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
# Add TLB to x86 checkpoints
def upgrader(cpt):
    if cpt.get('root','isa') == 'x86':
        for sec in cpt.sections():
            import re
            # Search for all ISA sections
            if re.search('.*sys.*\.cpu.*\.dtb$', sec):
                cpt.set(sec, '_size', '0')
                cpt.set(sec, 'lruSeq', '0')

            if re.search('.*sys.*\.cpu.*\.itb$', sec):
                cpt.set(sec, '_size', '0')
                cpt.set(sec, 'lruSeq', '0')
    else:
        print "ISA is not x86"

legacy_version = 6