index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
/
x86
/
intmessage.hh
Age
Commit message (
Expand
)
Author
2019-10-15
x86: De-x86ify the IntMasterPort.
Gabe Black
2019-10-14
x86: Simplify and consolidate the code that assembles an MSI on x86.
Gabe Black
2019-10-02
x86: Switch from MessageReq and Resp to WriteReq and Resp.
Gabe Black
2018-10-12
x86: Use little endian packet accessors.
Gabe Black
2018-06-11
misc: Using smart pointers for memory Requests
Giacomo Travaglini
2012-04-14
MEM: Remove the Broadcast destination from the packet
Andreas Hansson
2012-02-12
mem: Add a master ID to each request object.
Ali Saidi
2009-05-17
includes: sort includes again
Nathan Binkert
2009-05-17
types: Move stuff for global types into src/base/types.hh
Nathan Binkert
2009-04-19
X86: The startup IPI delivery mode is not reserved.
Gabe Black
2009-04-19
X86: Start implementing the interrupt command register in the local APIC.
Gabe Black
2008-11-10
mem: update stuff for changes to Packet and Request
Nathan Binkert
2008-10-12
X86: Make the local APIC process interrupts and send them to the CPU.
Gabe Black
2008-10-12
X86: Make the local APIC handle interrupt messages from the IO APIC.
Gabe Black
2008-10-12
X86: Make APICs communicate through the memory system.
Gabe Black