summaryrefslogtreecommitdiff
path: root/src/mem/Bridge.py
AgeCommit message (Expand)Author
2019-04-28mem: Minimize the use of MemObject.Gabe Black
2019-02-12python: Don't assume SimObjects live in the global namespaceAndreas Sandberg
2013-06-27mem: Tidy up the bridge with const and additional checksAndreas Hansson
2012-11-02sim: Include object header files in SWIG interfacesAndreas Sandberg
2012-08-22Bridge: Remove NACKs in the bridge and unify with packet queueAndreas Hansson
2012-02-13MEM: Introduce the master/slave port roles in the Python classesAndreas Hansson
2012-01-17MEM: Make the bus bridge unidirectional and fixed address rangeAndreas Hansson
2007-08-10DMA: Add IOCache and fix bus bridge to optionally only send requests oneAli Saidi
2007-05-27Move SimObject python files alongside the C++ and fixNathan Binkert