index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
mem
/
cache
/
prefetch
Age
Commit message (
Expand
)
Author
2018-11-15
mem-cache: fix invalid iterator access
Javier Bueno
2018-11-15
mem-cache: Make StridePrefetcher use Replacement Policies
Daniel
2018-11-15
mem-cache: Add invalidation function to StrideEntry
Daniel
2018-11-15
mem-cache: Make PCTable context independent
Daniel
2018-11-15
mem-cache: Vectorize StridePrefetcher's entries.
Daniel
2018-11-15
mem-cache: Return entry in StridePrefetcher::pcTableHit()
Daniel
2018-11-15
mem-cache: Cleanup prefetchers
Daniel
2018-11-14
mem-cache: implement a probe-based interface
Javier Bueno
2018-06-11
misc: Using smart pointers for memory Requests
Giacomo Travaglini
2018-06-11
misc: Substitute pointer to Request with aliased RequestPtr
Giacomo Travaglini
2018-05-31
mem-cache: Fix include directives in the cache related classes
Nikos Nikoleris
2018-04-27
sim,cpu,mem,arch: Introduced MasterInfo data structure
Giacomo Travaglini
2018-03-07
mem-cache: Allow prefetchers to override setCache.
Xiaoyu Ma
2016-11-09
style: [patch 3/22] reduce include dependencies in some headers
Brandon Potter
2016-11-09
style: [patch 1/22] use /r/3648/ to reorganize includes
Brandon Potter
2016-06-06
sim: Call regStats of base-class as well
Stephan Diestelhorst
2016-05-26
mem: change NULL to nullptr in the cache related classes
Nikos Nikoleris
2016-04-07
mem: Add priority to QueuedPrefetcher
Rekai Gonzalez Alberquilla
2016-04-07
mem: Handful extra features for BasePrefetcher
Rekai Gonzalez Alberquilla
2016-04-07
mem: Remove threadId from memory request class
Mitch Hayenga
2016-04-06
Revert power patch sets with unexpected interactions
Andreas Sandberg
2016-04-05
mem: Remove threadId from memory request class
Mitch Hayenga
2016-02-06
style: fix missing spaces in control statements
Steve Reinhardt
2015-10-12
misc: Remove redundant compiler-specific defines
Andreas Hansson
2015-07-30
mem: Remove unused RequestCause in cache
Andreas Hansson
2015-07-13
mem: Fix (ab)use of emplace to avoid temporary object creation
Andreas Hansson
2015-07-03
mem: Add clean evicts to improve snoop filter tracking
Ali Jafri
2015-03-27
mem: Support any number of master-IDs in stride prefetcher
Stephan Diestelhorst
2015-03-19
mem: Use emplace front/back for deferred packets
Andreas Hansson
2014-12-23
mem: Change prefetcher to use random_mt
Mitch Hayenga
2014-12-23
mem: Hide WriteInvalidate requests from prefetchers
Curtis Dunham
2014-12-23
mem: Rework the structuring of the prefetchers
Mitch Hayenga
2014-10-16
mem: Dynamically determine page bytes in memory components
Andreas Hansson
2014-09-20
mem: Remove the GHB prefetcher from the source tree
Mitch Hayenga
2014-09-09
misc: Fix a number of unitialised variables and members
Andreas Hansson
2014-09-03
arch: Cleanup unused ISA traits constants
Andreas Hansson
2014-01-29
mem: Add additional tolerance to stride prefetcher
Mitch Hayenga
2014-01-29
mem: Allowed tagged instruction prefetching in stride prefetcher
Mitch Hayenga
2014-01-29
mem: prefetcher: add options, support for unaligned addresses
Mitch Hayenga ext:(%2C%20Amin%20Farmahini%20%3Caminfar%40gmail.com%3E)
2014-01-24
mem: Add support for a security bit in the memory system
Giacomo Gabrielli
2014-01-24
mem: per-thread cache occupancy and per-block ages
Dam Sunwoo
2013-09-04
arch: Resurrect the NOISA build target and rename it NULL
Andreas Hansson
2013-02-19
mem: Add deferred packet class to prefetcher
Andreas Hansson
2013-02-19
sim: Make clock private and access using clockPeriod()
Andreas Hansson
2012-11-02
sim: Include object header files in SWIG interfaces
Andreas Sandberg
2012-10-15
Mem: Use cycles to express cache-related latencies
Andreas Hansson
2012-05-10
gem5: fix some iterator use and erase bugs
Ali Saidi
2012-04-14
MEM: Remove the Broadcast destination from the packet
Andreas Hansson
2012-02-12
mem: Add a master ID to each request object.
Ali Saidi
2012-02-12
prefetcher: Make prefetcher a sim object instead of it being a parameter on c...
Mrinmoy Ghosh
[next]