summaryrefslogtreecommitdiff
path: root/src/mem/cache/prefetch
AgeCommit message (Expand)Author
2018-11-15mem-cache: fix invalid iterator accessJavier Bueno
2018-11-15mem-cache: Make StridePrefetcher use Replacement PoliciesDaniel
2018-11-15mem-cache: Add invalidation function to StrideEntryDaniel
2018-11-15mem-cache: Make PCTable context independentDaniel
2018-11-15mem-cache: Vectorize StridePrefetcher's entries.Daniel
2018-11-15mem-cache: Return entry in StridePrefetcher::pcTableHit()Daniel
2018-11-15mem-cache: Cleanup prefetchersDaniel
2018-11-14mem-cache: implement a probe-based interfaceJavier Bueno
2018-06-11misc: Using smart pointers for memory RequestsGiacomo Travaglini
2018-06-11misc: Substitute pointer to Request with aliased RequestPtrGiacomo Travaglini
2018-05-31mem-cache: Fix include directives in the cache related classesNikos Nikoleris
2018-04-27sim,cpu,mem,arch: Introduced MasterInfo data structureGiacomo Travaglini
2018-03-07mem-cache: Allow prefetchers to override setCache.Xiaoyu Ma
2016-11-09style: [patch 3/22] reduce include dependencies in some headersBrandon Potter
2016-11-09style: [patch 1/22] use /r/3648/ to reorganize includesBrandon Potter
2016-06-06sim: Call regStats of base-class as wellStephan Diestelhorst
2016-05-26mem: change NULL to nullptr in the cache related classesNikos Nikoleris
2016-04-07mem: Add priority to QueuedPrefetcherRekai Gonzalez Alberquilla
2016-04-07mem: Handful extra features for BasePrefetcherRekai Gonzalez Alberquilla
2016-04-07mem: Remove threadId from memory request classMitch Hayenga
2016-04-06Revert power patch sets with unexpected interactionsAndreas Sandberg
2016-04-05mem: Remove threadId from memory request classMitch Hayenga
2016-02-06style: fix missing spaces in control statementsSteve Reinhardt
2015-10-12misc: Remove redundant compiler-specific definesAndreas Hansson
2015-07-30mem: Remove unused RequestCause in cacheAndreas Hansson
2015-07-13mem: Fix (ab)use of emplace to avoid temporary object creationAndreas Hansson
2015-07-03mem: Add clean evicts to improve snoop filter trackingAli Jafri
2015-03-27mem: Support any number of master-IDs in stride prefetcherStephan Diestelhorst
2015-03-19mem: Use emplace front/back for deferred packetsAndreas Hansson
2014-12-23mem: Change prefetcher to use random_mtMitch Hayenga
2014-12-23mem: Hide WriteInvalidate requests from prefetchersCurtis Dunham
2014-12-23mem: Rework the structuring of the prefetchersMitch Hayenga
2014-10-16mem: Dynamically determine page bytes in memory componentsAndreas Hansson
2014-09-20mem: Remove the GHB prefetcher from the source treeMitch Hayenga
2014-09-09misc: Fix a number of unitialised variables and membersAndreas Hansson
2014-09-03arch: Cleanup unused ISA traits constantsAndreas Hansson
2014-01-29mem: Add additional tolerance to stride prefetcherMitch Hayenga
2014-01-29mem: Allowed tagged instruction prefetching in stride prefetcherMitch Hayenga
2014-01-29mem: prefetcher: add options, support for unaligned addressesMitch Hayenga ext:(%2C%20Amin%20Farmahini%20%3Caminfar%40gmail.com%3E)
2014-01-24mem: Add support for a security bit in the memory systemGiacomo Gabrielli
2014-01-24mem: per-thread cache occupancy and per-block agesDam Sunwoo
2013-09-04arch: Resurrect the NOISA build target and rename it NULLAndreas Hansson
2013-02-19mem: Add deferred packet class to prefetcherAndreas Hansson
2013-02-19sim: Make clock private and access using clockPeriod()Andreas Hansson
2012-11-02sim: Include object header files in SWIG interfacesAndreas Sandberg
2012-10-15Mem: Use cycles to express cache-related latenciesAndreas Hansson
2012-05-10gem5: fix some iterator use and erase bugsAli Saidi
2012-04-14MEM: Remove the Broadcast destination from the packetAndreas Hansson
2012-02-12mem: Add a master ID to each request object.Ali Saidi
2012-02-12prefetcher: Make prefetcher a sim object instead of it being a parameter on c...Mrinmoy Ghosh