index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
tests
/
long
/
se
/
60.bzip2
/
ref
/
arm
/
linux
/
simple-atomic
/
simout
Age
Commit message (
Expand
)
Author
2017-04-05
stats: Update some stats after simulated program exit behavior was changed.
Gabe Black
2016-07-21
stats: update references
Curtis Dunham
2016-06-02
stats: Update to match ARM ISA changes
Andreas Sandberg
2014-01-24
stats: update stats for ARMv8 changes
Ali Saidi
2014-01-24
stats: update stats for cache occupancy and clock domain changes
Ali Saidi
2013-09-28
tests: update reference outputs
Steve Reinhardt
2013-01-24
regressions: update stats due to branch predictor changes
Nilay Vaish
2012-09-25
ARM: update stats for bp and squash fixes.
Ali Saidi
2012-06-29
Stats: Update stats for RAS and LRU fixes.
Ali Saidi
2012-06-05
all: Update stats for memory per master and total fix.
Ali Saidi
2012-05-09
stats: update stats for no_value -> nan
Nathan Binkert
2012-03-21
ARM: Update stats for IT and conditional branch changes
Ali Saidi
2012-02-12
stats: update stats for insts/ops and master id changes
Ali Saidi
2012-01-28
SE/FS: Make both SE and FS tests available all the time.
Gabe Black
